Renesas Electronics /R7FA6T2BD /SYSC /GPTCKDIVCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GPTCKDIVCR

7 43 0 0 00 0 0 0 0 0 0 0 0 (Others)GPTCKDIV

GPTCKDIV=Others

Description

GPT Clock Division Control Register

Fields

GPTCKDIV

GPT clock (GPTCLK) Division Select

0 (000): /1 (value after reset)

0 (Others): Setting prohibited

1 (001): /2

2 (010): /4

3 (011): /6

4 (100): /8

Links

() ()